After following this course, students are expected to understand RISC and CISC concept, singular and multi cycle MIPS architecture framework in executing various instruction, architecture and framework of internal and external memory, cache memory principal, I / O modul framework, bus system framework, and paralel computer model.